SPI Master Verilog
Designed and implemented SPI Master module with and without chip select.
About this project
The goal was to implement a configurable SPI Master in Verilog that could drive MOSI/MISO lines and optionally control a chip select signal. Clock generation, bit serialization, and CS timing all needed to meet strict setup and hold requirements. I verified correctness using simulation testbenches in ModelSim, comparing waveforms against the SPI protocol spec.
- Configurable clock polarity (CPOL) and phase (CPHA)
- Optional CS variant for multi-device SPI bus
- Verified against SPI spec with ModelSim waveforms
Key features
SPI Master
MOSI/MISO + clock gen
Chip select
Optional CS variant
Verified
ModelSim testbenches
Tech stack
Other projects
No Car No Problem — Ride-sharing platform
Full ride-sharing app with customer/driver/admin/support roles, real-time chat, geospatial ride matching, and driver verification workflow.
AI Debate Chatbot
Two-player debate game with real-time AppSync sync, 3 rounds of AI-generated questions, and a final scored judgment from an LLM.